Some Limitations of Static Timing Analysis

Practical Approach to Static Timing Analysis

STATIC TIMING ANALYSIS CAN BE PERFORMED AT DIFFERENT STAGES OF THE VLSI DESIGN FLOW AS EXPLAINED BELOW IN THE DIAGRAM -